TI公司的LP875761-Q1是满足各种汽车功率应用最新处理器和平台的功率管理要求,包括四个降压DC/DC转换器核,可以在强迫PWM模式下配置成4相输出.器件由I2C兼容的串行接口和使能信号进行控制. LP875761-Q1支持多相输出的遥控差分电压检测,以补偿稳压器输出和点负载(POL)间的IR压降,从而提高输出电压的精度.开关时钟可强迫到PWM模式,并和外接时钟同步以最大限度降低干扰.器件还支持负载电流检测而不用增加电流检测电阻.LP875761-Q1还支持可编程起动和关断延迟,顺序同步到使能信号.这种顺序还包括GPIO信号控制外接稳压器,负载开关和处理器重置.在起动时,器件控制输出转换速率,以最小化输出电压过冲和浪涌电流.器件满足AEC-Q100规范,工作温度–40C 到+125C,输入电压2.8V到5.5V,输出电压1.0V.四个高效降压DC/DC转换器核的最大输出电流16A(每相4A),开关频率3MHz.主要用在汽车信息娱乐,仪表盘,雷达和照相机电源应用.本文介绍了LP875761-Q1主要特性,功能框图,DC/DC转换器核详细框图, 4相配置图以及评估模块LP875761Q1EVM主要特性,电路图,材料清单和PCB设计图.
The LP875761-Q1 device is designed to meet thepower-management requirements of the latestprocessors and platforms in various automotive powerapplications. The device contains four step-downDC/DC converter cores, which are configured as a 4-phase output in forced-PWM mode. The device iscontrolled by an I2C-compatible serial interface and byenable signals.
The LP875761-Q1 supports remote differentialvoltagesensing for multiphase outputs to compensateIR drop between the regulator output and the point-ofload(POL) which improves the accuracy of the outputvoltage. The switching clock can be forced to PWM
..